RECEIVED

JUN 2 0 2002

Technology Center 2100

IBM Docket No. RPS920010132US

I here certify that this correspondence (37 CFR 1.97(b)) and attached documents (i.e., PTO 1449 and copies of all cited es) are being deposited with the United States Postal Service as first class mail in an envelope with sufficient postage sed to: Assistant Commissioner for Patents, Washington, DC 20231.

Karen Orzechowski

Date of Deposit

IN THE UNITED STATES PATENT & TRADEMARK OFFICE

In re application of

R. T. Bailis, et al.

al No. 10/015,92

Serial No. 10/015,921

Filed: Dec. 10, 2001

April 8, 2002

IBM Corporation - 9CCA/B002

P.O. Box 12195

Research Triangle Park, North Carolina 27709

Unit: 2811

For:

METHOD AND SYSTEM FOR USE OF A FIELD PROGRAMMABLE GATE ARRAY (FPGA) CELL FOR CONTROLLING ACCESS TO ON-CHIP FUNCTIONS OF A SYSTEM ON A CHIP (SOC)

INTEGRATED CIRCUIT

TRANSMITTAL OF INFORMATION DISCLOSURE STATEMENT WITHIN THREE MONTHS OF FILING OR BEFORE MAILING OF FIRST OFFICE ACTION (37 CFR 1.97(b))

Assistant Commissioner for Patents Washington, DC 20231 Sir:

The information disclosure statement transmitted herewith is being filed within three months of the filing date of the application or date of entry into the national stage of an international application or before the mailing date of a first Office action on the merits, whichever occurs last, under 37 CFR 1.97(b); no fee is required.

This Information Disclosure Statement is being submitted in connection with the aboveidentified application for patent. Applicants submit herewith patents, publications or other information of which they are aware, which they believe may be material to the patentability of this application and in respect of which there may be a duty to disclose in accordance with 37 C.F.R. § 1.56.

While this Information Disclosure Statement may be "material" pursuant to 37 C.F.R. § 1.56, it is not intended to constitute an admission that any patent, publication or other information referred to herein is "prior art" for this invention unless specifically designated as such.

In accordance with 37 C.F.R. § 1.97(g), the filing of this Information Disclosure Statement shall not be construed to mean that a search has been made or that no other material information

IBM Docket No. RPS920010132US1

as defined in 37 C.F.R. § 1.56(a) exists.

The attached form, PTO-1449, provides a listing of patents, publications, or other information as required by 37 C.F.R. § 1.98(a)(1).

A copy of each of the items identified on the attached Form PTO-1449 is supplied herewith.

Respectfully submitted,

Joscelyn G. Cockburn

Reg. No. 27,069 Attorney of Record

JGC:ko 919-543-9036 FAX 919-254-2649

FORM PTO	-14	49	(M	lod	ifie	ed				ATTY. DOCKET NO. SERIAL NO.					
LIST OF PA APPLICANT DISCLOSION	ŗs.	Нγ	FG	RN	ИA	TI	ON	ATIONS FO	\mathbf{R}	RPS920010132USI CEIVED 0/015,921					
Page 1 of 4	GE.			(SY SY	NT L			-	JUN 2 0 20Q2					
Tage 1 01/4	APR	•	2 25)02	A EST)				APPLICAN Tech R. T. Bailis, et al	RECE				
(Use several	she		(P)	nec	cess	sary	/)			FILING DATE: 12/10/2001		GROUP: 2811 6 7/1/2 2800			
REFERENCE	REFERENCE DESIGNATION U.S. PATE									NT DOCUMENTS					
EXAMINER INITIALS	DOCUMENT NUMBER							DATE		NAME	CLASS	SUBCLASS	FILING DATE (IF APPRO.)		
	6	1	3	4	1	7	3	Oct. 17, 2000		Cliff, et al.	265	230.03	Nov. 2, 1998		
	6	1	7	3	4	1	9B1	Jan. 9, 2001		Barnett	714	28	May 14, 1998		
	6	1 7 8 5 4 1B1						Jan. 23, 2001		Joly, et al.	716	17	Mar. 30, 1998		
	6	1	8	1	1	5	9B1	Jan. 20, 2001		Rangasayee	326	39	Aug. 25, 1998		
	6	1	8	2	2	0	6B1	Jan. 30, 2001		Baxter	712	43	Feb. 26, 1998		
	6	1	8	2	2	4	7B1	Jan. 30, 2001	H	lermann, et al.	714	39	Oct. 27, 1997		
							I	FOREIGN P	ATE	ENT DOCUME	NTS				
		DO	CU.	ME.	NT	NU	MBER	DATE		COUNTRY	CLASS	SUBCLASS	Translation		
							_						YES NO		
			O'	TH	E	R A	.RT (Including Au	utho	r, Title, Date, Po	ertinent F	Pages, etc.)			
BB		_	C. E Prog	E. Kı gram	uhln imal	nann ble l	et al., l Network	J.S. Pending Pate Processor and M	nt App lethod	olication Serial No. 10 for Customizing a Ne	0/016346 (doctwork Proces	eket RPS920010125 sor"	US1), "Field		
CC			R. T for U	'. Ba Jse o	ilis of a	et al n En	., U.S. I nbedded	Pending Patent Ap I Field Programm	oplicat able G	ion Serial No. 10/016 ate Array Interconnec	772 (docket I t for Flexible	RPS920010126US1 I/O Connectivity"), "Method and System		
EXAMINER DATE CO											DERED				
										citation is in conf					
inrough citation	t ne	ot i	n c	onf	orn	nan	ce and	not considere	d. In	clude copy of this	form with	next communic	ation to applicant.		

						Œ	E	<u> </u>		·	•				
FORM PTO								YCS .	ATTY. DOCK	ATTY. DOCKET NO. SERIAL NO.					
LIST OF PA APPLICANT DISCLOSUI								A SONS FOR		RPS920010132US1 10/015,921 RECEIVED JUN 2 0 2002 APPLICANTECHNOLOGY CO. 1					
Page 2 of 4				i					APPLICANTEchnology Center 2100 R. T. Bailis, et al. FILING DATE: 12/10/2001						
(Use several sheets if necessary)									FILING DATE 12/10/2001	FILING DATE: GROUP: 12/10/2001					
REFERENCE	DE	ESI	GN.	AT	OI	N		U.S. PATI	ENT DOCUMEN	NTS					
EXAMINER INITIALS								DATE	NAME	CLASS	SUBCLASS	FILING DAT (IF APPRO.) 41 Aug. 13, 1999 1 Jan. 21, 1998			
	6	1	9	1	6	1	4B1	Feb. 20, 2001	Schultz, et al.	326	41	Aug. 1	3, 1999		
·	6	2	0	9	1	1	8B1	Mar. 27, 2001	LaBerge	716	1	Jan. 21	1, 1998		
	6	2	1	1	6	9	7B1	Apr. 3, 2001	Lien, et al.	326	41	May 25	5, 1999		
	6	2	1	9	8	1	9B1	Apr. 17, 2001	Vashi, et al.	716	3	Jun. 26, 1998			
	6	2	1	9	8	3	3 B 1	Apr. 17, 2001	Solomon, et al.	717	5	Dec. 11	1, 1998		
	6	2	2	3	1	4	8	Apr. 24, 2001	Stewart, et al.	703	25	25 Aug. 14, 1			
							ŀ	FOREIGN PA	ATENT DOCUM	IENTS					
	:			OCL NUN			,	DATE	COUNTRY	COUNTRY CLASS		Transl	lation		
			Π	Τ	_	\overline{T}	_					YES	NO		
		<u> </u>	OT	 'HE	 ?1D	A L	 >T ()	Including Aus	than Title Date	D. 4. 4.					
DD		 	R. T Syst	. Bai	ilis e	et al. Jse o	., U.S. of a Fi	Pending Patent Ap	thor, Title, Date, pplication Serial No. 10. Gate Array Function within the ASIC"		t RPS920010127US	1), "Method ted Circuit (l and ASIC) to		
EE			Syst	em t	or U	se c	of a Fi	Pending Patent Apeld Programmable ternal Observation	pplication Serial No. 10, Function within an App and Control"	/016448 (docke	t RPS920010128US c Integrated Circuit (1), "Method (ASIC) to A	and		
EXAMINER	•		•		·				DATE CONS	SIDERED					
										•					
EXAMINER: I	niti	al if	ref	eren	ice	cor	rside	red, whether or	not citation is in co	onformance v	vith MPEP 609.	Draw line			
									. Include copy of the						
	_			_						o rollili will	. Reactioninine	anon wal	ppiicant,		

	1		<u> F</u>	<u> </u>	_					_					
FORM PTO	· 廷	IPR NT:	12 S A	200 NI	2) [4) ØB	LIC	ATIONS FO		ATTY. DOCKET NO. SERIAL NO. RPS920010132US RECEIVE 15,921					
APPLICANT DISCLOSUR	Y	W	O	SM	KK	IO	N				2 0 2002 ·	KCH A	REC		
Page 3 of 4									APPLICANT:	APPLICANT: Technology Center 2100					
									- 1	RPS920010132US FECE VF0/015,921 JUN 2 0 2002 Rechnology Center 2100 Rechnology Center					
(Use several s	(Use several sheets if necessary)										GROUP:	GROUP: 2811			
												, and			
REFERENCE	DE	SIC	GN.	ΑT	Oľ	1		U.S. PAT	ENT DOCUMEN	TS					
EXAMINER INITIALS	- 3 3 3 1 1 1							DATE	NAME	CLASS	SUBCLASS	FILING (IF APF			
	6	2	2	3	3	1	3B1	Apr. 24, 2001	How, et al.	714	724	Dec. 5,			
_	6	2	2	6	7	7	6B1	May 1, 2001	Panchul, et al.	716	3	Sep. 16,			
	6	2	3	0	1 1 9B1			May 8, 2001	Mitchell	703	27	Feb. 6, 1998			
	6	2	3	7	0	2	1B1	May 22, 2001	Drummond	709	201	Sep 25,	1998		
	6	2	4	7	1	4	7B1	Jun. 12, 2001	Beenstra, et al.	714	39	Jun. 12, 1	2001		
	6	2	4	9	1	4	3B1	Jun. 19, 2001	Zaveri, et al.	326	40	Jan. 15,	1998		
· 							F	FOREIGN P.	ATENT DOCUMI	ENTS					
					JME MBE		·	DATE	COUNTRY	CLASS	SUBCLASS	Translation			
		\vdash		Т	_	7	\dashv					YES	NO		
<u> </u>		L.I		_i_	丄	L				:		<u> </u>			
		_	ОТ	HE	ER A	AR	T (1	Including Au	thor, Title, Date, F	Pertinent P	ages, etc.)				
FF			R. T Syste	. Ba em f	ilis e or U	t al. se o	U.S. f a Fie	Pending Patent A	application Serial No. 10/0 Interconnect within an A	15922 (docket	RPS920010129US	1), "Method a	nd		
GG			R. T	Bai	ilis e	t al	. U.S.	Pending Patent A	pplication Serial No. 10/0 Function within a Chip to		PP\$020010120116	l), "Method a	nd		
EXAMINER			-		-				DATE CONSI		guranic no Signal 1	ming Charact	ensucs		
									not citation is in con I. Include copy of thi				licant.		

EODM DTC	1.1	40	, () (~				Ť ·	-				
FORM PTC)- <u>1</u> 4	149	(M	odi	fie	d			ATTY. DOCK	KET NO.	SERIAI	SERIAL NO.		
LIST OF PA	TE	IN	S A	٩NI	D F	Uľ	3LIC	CATIONS FOR	RPS92001013	32US1	10/015,9	10/015,921		
APPLICAN DISCLOSIA	T'S RF	IN Spi	FO	RM EM	IAT IEN	VIC VT	N		RPS920010132US1 10/015,921 RECEIVED R. T. Bailis Fechnology Center 2100 FILING DATE: 12/10/2001					
Page 4 of 4	٠ ر		•	જો										
APR 1 2 2002									R. T. Bailis Petroplogy Center 2100					
(Use several	(Use several sheets its ecessary)								FILING DATE	E:	GROUP	GROUP: 28115		
									12/10/2001			2800		
REFERENCE	DE	ESI	GN	ΑT	Oľ	N		U.S. PATE	NT DOCUMEN	NTS				
EXAMINER			DO	OCI	UM	1EI	٧T					FILING DATE		
INITIALS	 	┦	<u> </u>	IUV	ME	E	₹	DATE	NAME	CLASS	SUBCLASS	(IF APPRO.)		
	6	2	5	2	4	2	2B1	Jun. 26, 2001	Patel, et al.	326	80	Sep. 22, 1999		
	6	2	5	3	2	6	7B1	Jun. 26, 2001	Kim, et al.	710	103	Jul. 31, 1998		
	6	2	5	6	2	9	6B1	Jul. 3, 2001	Ruziak, et al.	370	277 ,	Dec. 17, 1997		
	6	2	6	0	0	8	7B1	Jul. 10, 2001	Chang	710	100	Mar. 3, 1999		
	6	2	6	0	1	ì	2B1		Mohan, et al.	716	12	Mar. 27, 1998		
	6	_2_	6	0	1	8	5B1	Jul. 10, 2001	Sasaki, et al.	716	18	Apr. 24, 1996		
		_						FOREIGN PAT	CENT DOCUM	ENTS				
·				OCU NUM			`	DATE	COUNTRY	CLASS	SUBCLASS	Translation		
	<u> </u>	-		7	7	T	T^{\dagger}					YES NO		
			OT	<u>-</u>	- 	l_ ^ E				<u></u>	 <u></u>			
		ГΊ							or, Title, Date, l					
НН			R. T.	. Bai	lis e	t al.	, U.S.	Pending Patent Appl	ication Serial No. 10/0	015923 (docket	RPS920010131US	S1), "Method and		
				to	or U	se c	t a Fie	eld Programmable Fu	nction within a Standa	ard Cell Chip fo	or Repair of Logic (Circuits"		
EXAMINER									DATE CONS	IDERED				
XAMINER: Ir	iitia	lif	 refe	ren	ce a	on	sider	ed whether or no	t citation is in					
•	f no	t in	con	ıfor	mai	100	and:	not considered.	t citation is in con	irormance w	ith MPEP 609.	Draw line		
<u> </u>		- 111	-	011	- nai	100	mil.	not considered. 1	nctude copy of thi	s form with	next communic	ation to applicant.		